Loading [MathJax]/extensions/tex2jax.js
  • <xmp id="om0om">
  • <table id="om0om"><noscript id="om0om"></noscript></table>
  • NVIDIA DRIVE OS Linux SDK API Reference

    6.0.9 Release
    All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Modules Pages
    NvSIPLCapStructs.h File Reference

    Go to the source code of this file.

    Data Structures

    struct  NvSiplCapInputFormat
     Holds the capture input format. More...
     

    Macros

    #define NVSIPL_CAP_MIN_IMAGE_WIDTH   640U
     Defines the minimum supported image width. More...
     
    #define NVSIPL_CAP_MAX_IMAGE_WIDTH   3848U
     Defines the maximum supported image width. More...
     
    #define NVSIPL_CAP_MIN_IMAGE_HEIGHT   480U
     Defines the minimum supported image height. More...
     
    #define NVSIPL_CAP_MAX_IMAGE_HEIGHT   2168U
     Defines the maximum supported image height. More...
     
    #define NVSIPL_CAP_MIN_FRAME_RATE   10U
     Defines the minimum supported frame rate. More...
     
    #define NVSIPL_CAP_MAX_FRAME_RATE   60U
     Defines the maximum supported frame rate. More...
     
    #define NVSIPL_PIXEL_ORDER_LUMA   (0x00000001U)
     PIXEL_ORDER flags for YUV surface type. More...
     
    #define NVSIPL_PIXEL_ORDER_YUV   (0x00000002U)
     YUV component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_YVU   (0x00000003U)
     YVU component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_YUYV   (0x00000004U)
     YUYV component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_YVYU   (0x00000005U)
     YVYU component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_VYUY   (0x00000006U)
     VYUY component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_UYVY   (0x00000007U)
     UYVY component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_XUYV   (0x00000008U)
     XUYV component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_XYUV   (0x00000009U)
     XYUV component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_VUYX   (0x0000000AU)
     VUYX component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_ALPHA   (0x00000011U)
     NVM_SURF_ATTR_PIXEL_ORDER flags for RGBA surface type. More...
     
    #define NVSIPL_PIXEL_ORDER_RGBA   (0x00000012U)
     RGBA component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_ARGB   (0x00000013U)
     ARGB component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_BGRA   (0x00000014U)
     BGRA component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_RG   (0x00000015U)
     RG component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_RGGB   (0x00000021U)
     NVM_SURF_ATTR_PIXEL_ORDER flags for RAW surface type. More...
     
    #define NVSIPL_PIXEL_ORDER_BGGR   (0x00000022U)
     BGGR component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_GRBG   (0x00000023U)
     GRBG component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_GBRG   (0x00000024U)
     GBRG component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_RCCB   (0x00000025U)
     RCCB component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_BCCR   (0x00000026U)
     BCCR component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_CRBC   (0x00000027U)
     CRBC component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_CBRC   (0x00000028U)
     CBRC component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_RCCC   (0x00000029U)
     RCCC component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_CCCR   (0x0000002AU)
     CCCR component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_CRCC   (0x0000002BU)
     CRCC component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_CCRC   (0x0000002CU)
     CCRC component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_CCCC   (0x0000002DU)
     CCCC component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_BGGI_RGGI   (0x0000002EU)
     NVM_SURF_ATTR_PIXEL_ORDER flags for RAW RGB-IR surface type. More...
     
    #define NVSIPL_PIXEL_ORDER_GBIG_GRIG   (0x0000002FU)
     GBIG_GRIG component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_GIBG_GIRG   (0x00000030U)
     GIBG_GIRG component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_IGGB_IGGR   (0x00000031U)
     IGGB_IGGR component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_RGGI_BGGI   (0x00000032U)
     RGGI_BGGI component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_GRIG_GBIG   (0x00000033U)
     GRIG_GBIG component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_GIRG_GIBG   (0x00000034U)
     GIRG_GIBG component order flag. More...
     
    #define NVSIPL_PIXEL_ORDER_IGGR_IGGB   (0x00000035U)
     IGGR_IGGB component order flag. More...
     

    Enumerations

    enum  NvSiplCapInterfaceType {
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_A,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_B,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_AB,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_C,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_D,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_CD,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_E,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_F,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_EF,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_G,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_H,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_GH,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_A1,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_B1,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_C1,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_D1,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_E1,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_F1,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_G1,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_CSI_H1,
      NVSIPL_CAP_CSI_INTERFACE_TYPE_MAX
    }
     
    enum  NvSiplCapInputFormatType {
      NVSIPL_CAP_INPUT_FORMAT_TYPE_YUV422,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_YUV422_10,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_YUV444,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_RGB888,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_RAW6,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_RAW7,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_RAW8,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_RAW10,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_RAW12,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_RAW14,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_RAW16,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_RAW20,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_USER_DEFINED_1,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_USER_DEFINED_2,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_USER_DEFINED_3,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_USER_DEFINED_4,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_USER_DEFINED_5,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_USER_DEFINED_6,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_USER_DEFINED_7,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_USER_DEFINED_8,
      NVSIPL_CAP_INPUT_FORMAT_TYPE_RAW12RJ
    }
     
    enum  NvSiplBitsPerPixel {
      NVSIPL_BITS_PER_PIXEL_8 = 0,
      NVSIPL_BITS_PER_PIXEL_10,
      NVSIPL_BITS_PER_PIXEL_12,
      NVSIPL_BITS_PER_PIXEL_14,
      NVSIPL_BITS_PER_PIXEL_16,
      NVSIPL_BITS_PER_PIXEL_20
    }
     
    enum  NvSiplCapCsiPhyMode {
      NVSIPL_CAP_CSI_DPHY_MODE = 0,
      NVSIPL_CAP_CSI_CPHY_MODE
    }
     
    人人超碰97caoporen国产