GPUProperties.h

Go to the documentation of this file.

 
//
// Notice
// ALL NVIDIA DESIGN SPECIFICATIONS AND CODE ("MATERIALS") ARE PROVIDED "AS IS" NVIDIA MAKES
// NO REPRESENTATIONS, WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO
// THE MATERIALS, AND EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES OF NONINFRINGEMENT,
// MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
//
// NVIDIA CORPORATION & AFFILIATES assumes no responsibility for the consequences of use of such
// information or for any infringement of patents or other rights of third parties that may
// result from its use. No license is granted by implication or otherwise under any patent
// or patent rights of NVIDIA CORPORATION & AFFILIATES. No third party distribution is allowed unless
// expressly authorized by NVIDIA. Details are subject to change without notice.
// This code supersedes and replaces all information previously supplied.
// NVIDIA CORPORATION & AFFILIATES products are not authorized for use as critical
// components in life support devices or systems without express written approval of
// NVIDIA CORPORATION & AFFILIATES.
//
// SPDX-FileCopyrightText: Copyright (c) 2016-2023 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
// SPDX-License-Identifier: LicenseRef-NvidiaProprietary
//
// NVIDIA CORPORATION, its affiliates and licensors retain all intellectual
// property and proprietary rights in and to this material, related
// documentation and any modifications thereto. Any use, reproduction,
// disclosure or distribution of this material and related documentation
// without an express license agreement from NVIDIA CORPORATION or
// its affiliates is strictly prohibited.
//
 
#ifndef DW_CORE_GPUPROPERTIES_H_
#define DW_CORE_GPUPROPERTIES_H_
#include <stdint.h>
 
typedef struct dwGPUDeviceProperties
{
    int32_t major;
    int32_t minor;
    int32_t memoryBusWidth;
    int32_t l2CacheSize;
    int32_t maxTexture1D;
    int32_t maxTexture2D[2];
    int32_t maxTexture3D[3];
    int32_t totalConstMem;
    int32_t sharedMemPerBlock;
    int32_t regsPerBlock;
    int32_t warpSize;
    int32_t maxThreadsPerMultiProcessor;
    int32_t maxThreadsPerBlock;
    int32_t maxThreadsDim[3];
    int32_t maxGridSize[3];
    int32_t memPitch;
    int32_t textureAlignment;
    int32_t deviceOverlap;
    int32_t asyncEngineCount;
    int32_t kernelExecTimeoutEnabled;
    int32_t integrated;
    int32_t canMapHostMemory;
    int32_t eccEnabled;
    int32_t unifiedAddressing;
    int32_t pciDomainID;
    int32_t pciBusID;
    int32_t pciDeviceID;
    int32_t concurrentKernels;
    int32_t computeMode;
    int32_t devAttrTexturePitchAlignment;
} dwGPUDeviceProperties;
 
#endif //DW_CORE_GPUPROPERTIES_H_